LM-5156_Q1 test circuit

4 posts / 0 new

Last post

#1 Jul 26, 2021

sibildas

Offline

Last seen: 2 years 8 months ago

Joined: 2021-07-26 12:26

LM-5156_Q1 test circuit

Hi Greetings!

Could you please help with the below question.

I am trying to understand the model test circuit of LM-5156_Q1.

What is meant by IC={SS*24} on capacitor properties? I have noticed that property on some of the capacitors.

Thanks

Sibil

#2 Tue, 2021-07-27 05:28

ayush

Offline

Last seen: 1 year 9 months ago

Joined: 2020-06-15 06:52

Hello Sibil,

IC on capacitor is used to set initial condition on the component, and SS must be a variable defined on schematic with some value, so IC is set to SS*24.

Regards,

Ayush

#3 Tue, 2021-07-27 05:37

sibildas

Offline

Last seen: 2 years 8 months ago

Joined: 2021-07-26 12:26

Thanks Ayush.

The variable SS is set to 0 or 1. I am not sure what is meant by 1*24 means to an IC/Capacitor?

Thanks

Sibil

#4 Wed, 2021-07-28 16:36

retiredEE

Offline

Last seen: 1 year 4 months ago

Joined: 2018-03-21 12:19

{1*24} sets the initial condition on the capacitor to 24 volts. For example, see Application Note 5 on the Startup circuit. This note explains the use of the parameter SS. When set to 0, nodes VOUT, VCC, and SS are set to 0 enabling soft start at the beginning of the transient simulation. When set to 1, the transient simulation reaches steady state faster do to setting the initial conditions at nodes VOUT=24, VCC=5, and SS=1.