Dear Sir:
I faced an issue with Cadence CIS during simulation.
It note as "WARNING(ORPSIM-15220): Error in opening Alias File" if I use hierarchical block. But everything is OK if I just copy the circuit in main circuit.
May you help to find the root cause?
(I know how to use hierarchical circuit, and other circuits I built with hierarchical blocks are OK. )
And some time, I will face "WARNING(ORNET-1123): Occurrence-specific properties". But the simulation can run well. I just courious what happened.
So much thanks for your kind help in advance!
Copyright © 2020 Cadence Design Systems, Inc. All rights reserved.
Hi MQ,
Its hard to pin point as to why that might be happening just by the error message. If you could post the schematic, it may give a better idea in both cases
Hello, I read this nice article. I think You put a best effort to write this perfect article. I appreciate wordle 2 your work. thank you so much.
Verify that the alias file referenced by the swiftle hierarchical block is accessible and correctly linked. Ensure that the alias file's path and name are accurately specified in your hierarchical block setup.